Abstract-This paper describes a low-power DSP architecture neurons and transmitted via the auditory nerve to the brain for use in cochlear implants. The microsystem, fabricated in for processing. The purpose of a CI is to bypass non-func-TSMC 0.18,tm CMOS, consumes 1.79mW from a 1.2V supply tional hair cells by directly stimulating the cochlea with curand occupies an area of 9.18mm2 while providing the necessary rent pulses. To date, over 90,000 people worldwide have programmability for high speech comprehension by patients. received cochlear implants [2].
I. INTRODUCTION signal processor, implant electrodes, and batteries. The The primary design considerations for battery powered microphone, fitted into or placed behind the patient's ear, bio-medical implant systems are safety, reliability, area, and captures the acoustic signal and converts it to an electrical power consumption. The work discussed here focuses on signal. Using this information, the signal processor calcureducing the area and power consumption of cochlear lates the type and level of stimulation to deliver through the implants (CIs) by integrating the signal processing capability electrodes, which are surgically inserted into the cochlea. required into an SoC. Increased integration of components Large variations in signal processing algorithms exist due to into a single SoC will enable fully-implantable CIs in the diverse implementation methods and differing parameters near future; something that is not possible with traditional CI among patients. approaches.
Typical commercial Cls use an off-the-shelf, softwareThe microsystem described here combines an energyprogrammable DSP to perform the signal processing. In this efficient microcontroller unit (MCU), a low-power DSP paper we report the development of a fully integrated, lowcore, and a monolithic self-referenced hybrid temperature- Figure 1 . CIS signal processing algorithm channel to electrode assignment, pulse duration, and pulse
The DSP and MCU share control over two SPI interfaces rate. Our CI microsystem allows individual patients to be and the loop cache/look-up-table (LUT). The SPI interfaces custom fitted by programming each of these parameters via are intended to communicate with an external ADC and the the MCU.
implanted electrodes. Control registers in the DSP, written by the MCU software, are read by the MCU memory manReference [5] is the lowest reported power consumption agement unit to give control of the read and write data buses for an analog signal processor for CIs. This 16-channel CIS for these components to either the DSP or MCU. These conprocessor consumes 251piW from 2.8V and occupies trol bits also determine the clock domain in which the 88.9mm2 in an AMI 1.5p.m BiGMOS process. This is 7.1 peripheral ports and the loop cache operate. The microsystimes less power, but nearly an order of magnitude more area tem software can select different operating frequencies for than the presented microsystem. While this is an impressive the MCU and DSP separately to provide maximum operating power consumption achievement, the analog system sacripoint flexibility [9] . fices programmability and flexibility, especially when it comes to stimulation profiles and dynamic range compres-
The self-referenced hybrid clock source consists of a sion. These two signal processing factors are very important highly-accurate TC-LCO and an independent tunable ring in determining patient speech comprehension.
oscillator. No external crystal or PLL is required. The synthesizer supports a reduced-power standby mode in which For software programmable DSPs, 35 million operations the TC-LCO is powered down while the system operates per second is an aggressive estimate of the processing capafrom the low power, low frequency ring oscillator. The entire bility required to perform a 16-channel CIS implementation clock synthesizer occupies 0.25mm2 of silicon area. that includes the signal processing and communication with the ADC and electrode array. This typically requires 45mW Fig. 3 (FSM) . This makes the data transmission rate to the electrodes. the microsystem a useful tool for investigating experimental stimulation profiles.
IV. MEASURED RESULTS
The parallel nature of the CIS algorithm provides for a Fig. 4 shows the fabricated microsystem in TSMC significant reduction in hardware by pipelining the datapath 0.18ptm mixed-mode bulk CMOS containing 2.3 million and allowing all channels to share the same hardware for fi1-transistors and occupying 9.18mm2. Table 1 shows the meaters, LUT, volume control, and pulse modulation. Control sured data, averaged across ten devices, taken on an circuitry is also simplified by allowing the FSMs in the con-HP82000 D200/D400 digital tester. 1.79mW is the lowest trol unit to reuse states for each channel.
reported active power consumption for a CI specific DSP.
The DSP core has four operating modes: stimulation, programming, test, and sleep. For typical operation, the DSP Fig. 5 shows the capability of the DSP to scale frequency will be in stimulation mode and will process samples and as well as supply voltage. Operating with fewer than sixteen generate stimulation pulses automatically. The MCU can be active channels will allow the DSP to reduce its operating in standby mode during this time. Input data is received from frequency and power consumption. When improving electhe external ADC amount of on-chip memory can also be reduced to decrease the area in a Cl-only application implementation.
[6] 0. Poroy and P. Loizou, "Development of a speech processor for laboratory experiments with cochlear implant patients," Intl. Conf on Future expansion to more than sixteen channels will Acoustics, Speech, and Signal Processing (ICASSP) Processing, vol. 46, pp. 711-725, June, 1999. 
